Analog IC Designer

Analog IC Designer.

Analog IC Designer

Berlin

|

Permanent

|

Photonics

Role Overview

As an Analog IC Design Engineer, you will contribute to the design and development of next-generation electro-optical transceiver integrated circuits. This role focuses on high-performance analog and mixed-signal circuit design, closely integrated with photonic components, enabling high-speed optical communication systems at data rates of 200 Gb/s and beyond.

You will work closely with cross-functional teams, including photonic designers, verification engineers, and test teams, to ensure robust system-level performance across all process, voltage, and temperature corners.


Key Responsibilities

  • Design high-performance analog circuits in BiCMOS technology, including operational amplifiers, regulators, bandgap references, and PVT-independent biasing circuits
  • Develop high-speed analog and mixed-signal blocks, including control loops (e.g., AGC, RSSI, loss-of-signal detection, offset cancellation, squelch functions)
  • Design analog and mixed-signal interface circuits, including digital control interfaces (I²C/SPI) using relevant IP blocks (e.g., ADCs)
  • Develop complete chip-level schematic hierarchies using Cadence design tools
  • Apply advanced layout techniques with focus on device matching, parasitic minimization, and current density optimization
  • Perform LVS/DRC checks and ensure compliance with design rules and manufacturing requirements
  • Support design verification activities and ensure specification compliance across design phases
  • Collaborate with photonic design teams on electro-optical co-design and system-level optimization
  • Define and implement temperature-independent biasing strategies using bandgap reference circuits
  • Develop and support testing strategies in collaboration with test engineering teams
  • Support product qualification, production ramp-up, and customer technical inquiries
  • Contribute to the definition and continuous improvement of design methodologies and workflows

Candidate Profile

  • Master's degree (M.Sc.) in Electrical Engineering or a related field
  • Minimum 5 years of industry experience in integrated circuit design
  • Strong expertise in analog and mixed-signal IC design, particularly high-speed and I/O circuits
  • Proficiency with Cadence design environment and related EIC design tools
  • Solid understanding of chip-level design flows and Design-for-Manufacturing (DFM) principles
  • Experience with advanced semiconductor process technologies (BiCMOS experience is an advantage)
  • Strong analytical and problem-solving skills
  • Structured, proactive, and detail-oriented working style
  • Strong communication skills and ability to work effectively in cross-functional teams
  • Professional proficiency in English (German language skills are a plus)

What We Offer

  • Opportunity to work on leading-edge silicon photonics and high-speed IC technologies
  • Exposure to complex system-level design challenges at the intersection of electronics and photonics
  • International, highly skilled engineering environment
  • Direct impact on next-generation data center interconnect solutions
  • Close collaboration across design, verification, and production teams

Employment Details

  • Start: As soon as possible
  • Type: Full-time
  • Experience Level: Senior (5+ years)

Darwin Recruitment is acting as an Employment Agency in relation to this vacancy.

SUBMIT YOUR CV

Name_1
Max. file size: 1 GB.

LEBENSLAUF HOCHLADEN MIT:

This field is for validation purposes and should be left unchanged.
WOMAN-WITH-TABLET3

MARKET INSIGHTS.

USE OUR ONLINE PLATFORM TO ACCESS ALL THE INSIGHTS THAT YOU NEED...

• Salaries; split by technology and seniority level.
• Time to hire; how long it takes to secure and start a new role, or source and hire talent.
• The average tenure of professionals per tech specialism.
• Gender split per location and tech specialism.
• Fastest growing skills per tech specialism.

This field is for validation purposes and should be left unchanged.